

The Fedora Project is out front for you, leading the advancement of free, open software and content.



Design tools for

- Analog/Digital Simulation
- Circuit Simulation
- Verification and Documentations
- Hardware Development
- Micro Controller (μ C) Programming
- Embedded Systems Development

A simulation platform for Micro-Nano Electronics Engineering and Embedded Systems


Requirements:



Fedora is a Linux-based OS.

Introduces:

- tools for Application-Specific Integrated Circuit (ASIC) Design Flow process.
- extra open source standard cell libraries supporting a feature size of $0.13\mu\text{m}$.
- extracted spice decks which can be simulated with any spice simulators.
- interoperability between packages, to achieve different design flows.



VLSI Design Layout & Checks

Includes

- A continuous DRC that operates in background and maintains an up-to-date picture of violations.
- A hierarchical circuit extractor that only re-extracts portions of the circuit that have changed.
- Plowing that permits interactive stretching and compaction.
- Routing tools that work under and around existing connections.
- Logs and corner stitching to achieve efficient implementations.

Dedicated to training in sub-micron CMOS VLSI design with full editing facilities.

Supports technology files by the MOSIS foundry service.

Switch-level simulation of the layout,
by considering transistors as ideal switches,
or using RC time constants to predict the relative timing of events through extracted capacitance and lumped resistance values.

Ensures that layout connectivity matches the logical design represented by the schematic or netlist before tapeout by automatically

- extracting devices and nets formed across layout hierarchy and,
- comparing them to the schematic netlist. (LVS)

Generates GDS II stream format and Caltech Intermediate Form (CIF) from a given layout.

Achievement : Thick-film circuit layout using the Magic layout editor.



A HDL simulation environment that enables you to verify the functional and timing models of your design.

Thus, your Design teams can focus on improving existing methodologies with tools that scale across multiple levels of abstraction and design complexity.

Achievements:

Successfully compiled and run
— a DLX processor and
— a LEON1 SPARC processor.

Automatic layout generation from VHDL description via desired standard cell libraries.

Key Features:

Supports both VHDL and Verilog designs.

Implementation of the VHDL language in accordance to the

- o IEEE 1076-1987 standard
- o IEEE 1076-1993 standard
- o the protected types of VHDL00 (aka IEEE 1076a or IEEE 1076-2000)
- o and non-standard third party libraries.

VPI functionality.

Export signals to a VCD file or a GHW file for visual inspection with a waveform viewer.

Pretty printing or cross references generation in HTML.

Makefile generation for any component in a design.

A graphical waveform viewer.

A Verilog simulator and synthesis tool for IEEE 1364-2001 standard.



Signals

Time

a_db[15:0]=


a_en=

a_sel[3:0]=

ab_pc[7:0]=


ab_ra[7:0]=

Waves



RTL and logic synthesis design flows.

Automatic schematic generation
VHDL compilation and simulation
Finite State Machines (FSM)
Model checking and formal proof




RTL and Logic synthesis,
Data-Path compilation,
Macro-cells generation,
Symbolic Pad cells
Design rules checking,....






Physical optimization and layout design flows.
Complete RTL to CIF and GDSII flows.
7 extra standard cells up to a feature size of 0.13μm
Read/write standard ins/outs including
Verilog® and VHDL.

Place and route,
Layout edition,
Automatic Layout generation
Netlist extraction and verification





Creates a POV-Ray (3D view)
scene description file of the
GDSII data.



Circuit Simulation

- General Purpose Circuit Simulators
 - o Nonlinear AC/DC analysis
 - o Transient, Fourier analysis
 - o S-parameter and harmonic balance analysis
- Beyond Spice capabilities: Level 49, BSIMv3 and EKV implementations
- Multi-lingual, ability to mimic different variants of spice, and also supporting the newer languages like Verilog-AMS


This simulation lab enables design engineers to simulate their schematics.



- Draws publishable-quality electrical circuit schematic diagrams.
- Circuit components can be retrieved from libraries which are fully editable.
- Easy-to-use GUI with TCL interface or GTK interface.



PCB Layout Design




A professional-quality **printed circuit board design environment** along with :
schematic capture, simulation, prototyping attribute management,
bill of materials (BOM) generation and netlisting into over 20 netlist formats.

Includes a rats nest feature, design rule checking, and can provide industry standard RS-274-X (Gerber), NC drill, and centroid data (X-Y data) output for use in the board fabrication and assembly process.

Offers high end features such as an autorouter and trace optimizer, which can tremendously reduce layout time.

Creates PCB of up to 8 layers with an unlimited number of components and nets.

Includes a viewer for Gerber files (RS274X), which supports NC-drill and Excellon formats.





fedora^f

Electronic Lab



Fedora is a Linux-based operating system. Fedora is always free for anyone to use, modify, and distribute.

Fedora Electronic Laboratory (FEL) provides a complete electronic laboratory setup with reliable open source design tools as well as project management tools such as spreadsheet, gantt diagram....

It can be downloaded freely as a LiveCD via torrent.

Download the latest version 8.



All Fedora Electronic Lab packages can be freely installed via yum from official repositories.



website :

<http://chitlesh.fedorapeople.org/FEL>

technical support :

Fedora Users Mailing List



contact:

Chitlesh GOORAH
(Fedora Electronic Lab Architect)

Fedora Embedded SIG

Fedora SciTech SIG